

# Increasing efficiency of DaCS programming model for heterogeneous systems

9th INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING AND APPLIED MATHEMATICS September 11-14, 2011 Toruń, Poland

Maciej Cytowski, Marek Niezgódka

Interdisciplinary Centre for Mathematical and Computational Modeling University of Warsaw

Email: m.cytowski@icm.edu.pl

#### **Topics**



- Introduction
- Increasing efficiency of DaCS Programming Model
- Use case scenarios

j**k**m

- IBM PowerXCell8i the enhanced Cell processor
- Nautilus Hybrid System
  - 75 IBM QS22, 2xPowerXCell8i, 8GB RAM
  - 18 IBM LS21, Quad-Core AMD Opteron, 32GB RAM


- No PowerXCell8i successors planned
- Still many advantages: single and double precision performance, energy efficiency
- Nautilus and Green500 List
  - 1st Place November 2008 and June 2009
  - 16th Place Little Green500, November 2010



## IBM DaCS Programming Model

- IBM DaCS Data Communication and Synchronization library and runtime
- Supports development of applications for heterogeneous systems based on PowerXCell8i and x86 architectures
  - Resource and process manager
  - Data transfers
  - Synchronization
  - Error handling


- Multi-level Parallelism:
  - MPI accross hybrid nodes
  - DaCS on hybrid nodes
  - Libspe2, CellSs, OpenMP, OpenCL on accelerator
- Developed for hybrid environments like Roadrunner (LANL) and Nautilus (ICM)








• Run the application on x86 core and offload some of its parts on PowerXCell8i.





#### **Computational systems**

# Post-processing and visualization system





Nautilus Hybrid x86 & Cell

#### Halo<sup>2</sup> Sun Constellation System


#### **Performance Benchmarking of DaCS**




- A common future of heterogeneous systems: bottleneck introduced by the data transfers crossing the accelerator boundary
- The computational granularity and performance of compute kernels must be carefully measured and compared with data transfers performance
- The benchmark program: PING-PONG between host and accelerator
- Systems in use: Roadrunner architecture (Rochester, USA), Nautilus (ICM)
- Note: host and accelerator CPUs have different Endianess (additional byteswap step is needed)
- DaCS library includes its own byte-swapping mechanism
- Communication flags: DACS\_BYTE\_SWAP\_DOUBLE\_WORD and DACS\_BYTE\_SWAP\_DISABLE



• PING-PONG Performance Tests




#### **Optimized Byte-Swapping**



- Development steps:
  - 1,2,4,16 SPUs SIMD versions
  - PPU SIMD and dual-threaded PPU SIMD versions


Kernel version	$2^{14}$ bytes	$2^{20}$ bytes	$2^{30}$ bytes
1 threaded PPU	9 usec	1672 usec	$1677745~\mathrm{usec}$
4 SPU threads	11 usec	1520 usec	99159 usec
AMD Opteron	29 usec	1696 usec	1716653 usec






#### **Results: Optimized Byte-Swapping**

 Resulting PXCBS library is a combination of PPU and SPU implementations used for different transfer sizes



#### **Use Case 1: Hybrid FFTW**





256x256x256

6.062s

2.083s


2.246s

0.643s

0.812s

#### **Use Case 2: Gravitational Waves**

• Astrophysical application used for performing an all-sky coherent search for periodic signals of gravitational waves in a narrowband data of a detector



- Single PowerXCell8i speedup: 3.24x
- Hybrid DaCS speedup: 3.56x
- Hybrid DaCS and PXCBS speedup: 4.5x

## **Management of DaCS hybrid jobs**

- Integration of the DaCS in the production environment
- Dynamic hybrid node allocation
- Possible core per core ratios (1:8,1:16)
- Hybrid partitions defined within Torque queueing system scripts

```
#!/bin/sh
#PBS -N test_hybrid
#PBS -1 nodes=2:ppn=4:opteron+8:ppn=4:cell
#PBS -1 walltime=1:00:00
module load openmpi-x86_64
module load dacs
mpiexec ./program_dacs_hybrid
```

